

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit:

2825

Examiner:

Thompson, A.

Applicants:

James H. Lie

Serial No:

09/940,749

Filing Date:

August 28, 2001

For:

METHOD AND/OR ARCHITECTURE FOR GENERATING SUPERSET

PINOUT FOR DEVICES WITH COMBINED PROGRAMMABLE LOGIC

AND HIGH-SPEED SERIAL CHANNELS

DRAWING TRANSMITTAL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In response to the Notice of Allowance mailed October 6, 2005 indicating that formal

drawings are due, enclosed are four (4) sheets of formal drawings.

Respectfully submitted,

By:

Christopher P. Maiorana Registration No. 42,829

CHRISTOPHER P. MAIORANA, P.C.

24840 Harper Avenue, Suite 100 St. Clair Shores, Michigan 48080

(586) 498-0670

Attorney Docket No.: 0325.00503

Date: November 4, 2005

CERTIFICATE OF MAILING

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via <u>First Class Mail</u> in an envelope with sufficient postage and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on <u>November 4, 2005</u>.

Jan M. Dunbar